Abstract-A pseudo-differential fully balanced fully symmetric CMOS operational transconductance amplifier (OTA) architecture with inherent common-mode detection is proposed. Through judicious arrangement, the common-mode feedback circuit can be economically implemented. The OTA achieves a third harmonic distortion of 43 dB for 900 mV pp at 30 MHz. The OTA, fabricated in 0.5-m CMOS process, is used to design a 100-MHz fourth-order linear phase filter. The measured filter's group delay ripple is 3% for frequencies up to 100 MHz, and the measured dynamic range is 45 dB for a total harmonic distortion of 46 dB. The filter consumes 42.9 mW per complex pole pair while operating from a 1.65-V power supply.
I. INTRODUCTION

I
N GENERAL, a fully differential structure has an improved dynamic range over its single-ended counterpart. This is due to the properties of any differential structure, namely, better common-mode noise rejection, better distortion performance, and increased output voltage swing. An important disadvantage of a fully differential structure is the need of an extra common-mode feedback (CMFB) circuit. The CMFB circuit goals are: 1) to fix the common-mode voltage at different high impedance nodes that are not stabilized by the negative differential feedback, and 2) to suppress the common-mode signal components on the whole band of differential operation. Typically, the output common-mode level is sensed using an additional common-mode detector circuit, then compared with a reference voltage, and an error-correcting signal is injected to the biasing circuitry of the operational transconductance amplifier (OTA). The CMFB loop has to be designed carefully to avoid potential stability problems. This often increases the complexity of the design, the power consumption, and the silicon area used. The frequency response of the differential path is also degraded due to the added parasitic components involved in conventional CMFB schemes.
In this brief, a practical pseudo-differential OTA is proposed. It is shown that a separate CMFB circuit can be avoided with appropriate arrangement of cascaded pseudo-differential OTAs, for example, in a filter. This approach takes advantage of the OTAs used for the differential-mode operation to render high rejection for common-mode signals without extra circuitry. The proposed OTA has inherently the common-mode detector; hence, the CMFB is efficiently implemented.
II. PROPOSED OTA ARCHITECTURE
The OTAs can be divided into two main groups: fully differential (FD) and pseudo-differential (PD). FD is typically based on a differential pair with a tail current source, and PD is based on two independent inverters without tail current source. Avoiding the voltage drop across the tail current source, in a PD structure, allows achieving wider input range and makes the architecture attractive for reduced power-supply applications. Removing the tail current source, however, results in poor common-mode gain , which will lead to significant variations at the OTA outputs unless a fast and strong CMFB is used. Using a common-mode feedforward (CMFF) technique [1] , as shown in Fig. 1, reduces at low frequency to the order of unity, as shown by The pseudo-differential OTA with CMFF reported in [1] uses a separate transconductance for common-mode detection, as shown in Fig. 1 . This approach adds more load to the driving stage due to the connection of two input transistors, one for the differential transconductance and the other for the common-mode transconductance, thus doubling the input capacitance.
The conceptual idea and the circuit implementation of the proposed fully symmetric fully balanced OTA are shown in Fig. 2 . The common-mode detection is done using the same differential transconductance by making copies of the individual currents and subtracting the common-mode current at the output. The proposed OTA can be described as a conventional three-current-mirror single-ended OTA, without the tail current, plus the additional branches (dashed lines). Thus, the OTA becomes fully balanced [2] and fully symmetric.
In Fig. 2 (b), the current ( ) provides the information of the common-mode level of the inputs as follows (neglecting short channel effects): (2) where , , , and is the overdrive voltage. Note that is being mirrored to the output, yielding the desired extraction of the common-mode information . The common-mode current is subtracted at the OTA output nodes; hence, a feedforward cancellation of the common-mode input signal is performed, yielding (for )
Although CMFF improves the rejection to the common-mode signal components at the output, it is incapable of properly fixing the dc common-mode output voltage. Fixing the dc common-mode output voltage is traditionally done using an additional CMFB circuit. In the proposed OTA architecture, there is no need to add a separate common-mode detector to implement the CMFB circuit. In fact, the same effect (CMFB) can be obtained by judiciously connecting at least two of the proposed OTAs. The connection at the output stage is taken from of the next stage, which is now sensing the common-mode level of the output (input of the next stage). Both techniques (CMFB and CMFF) can be combined by adding the four transistors and , as shown in Fig. 3 . The dc level of the output (drain current of ) is compared to the required reference (drain current of ), fixing the dc output level to the required value. This arrangement has the advantage that differential-mode signals and common-mode signals share basically the same loop if grounded capacitors are used, and the low-frequency transconductance of the CMFB loop is the same as the differential transconductance. Thus, it becomes easier to achieve similar bandwidth for common-mode and differential-mode loops. Fig. 4 shows the setup used to measure the step response of the CMFB loop. It consists of two OTAs (with CMFF and CMFB) in cascade forming an integrator and a CMFB detector. A common-mode step current of 15% of the bias current is applied at each output branch of the integrator. The output common-mode voltage is shown in Fig. 5 .
For the short-circuit output current of the OTA architecture in Fig. 3 , there is only one path for the differential signal to the output which encounters one parasitic pole. The other path is a common-mode path, which has two parasistic poles. Thus, it can be expected that the OTA's will have a single pole and, consequently, small excess phase. The differential-mode transconductance can be approximated as (for , i.e., ) (5) where is the total parasitic capacitance at node .
III. OTA NONLINEARITY AND NOISE CHARACTERIZATION
The nonlinear characteristic of the transistors together with any unbalance in the common-mode loop gain, due to mismatches, results in second-and third-order harmonic distortions at the differential output signal [3] . Additional differential harmonic distortion components can also appear, even neglecting all mismatches, due to the cross product of differential and common-mode signals; hence, the common-mode signals have to be suppressed as much as possible [1] . Assuming a common-mode interferer present at the same frequency as the differential-mode signal , the intermodulation term due to is a second-order harmonic component, but it is differential. For , the differential second harmonic distortion HD can be obtained, from (2), as . In a complete system, for example, a filter, since the OTA has a good output common-mode rejection, the previous effect is dominated by the quality of the input signal at the first stage. Consequently, the common-mode signal that can be allowed at the input of the filter must be low. Note from (4) that the linearization of the output current relies on the cancellation of the quadratic components of the individual currents and . Due to transistor mismatches, this cancellation is not perfect and some second-order harmonic distortion components will result. Odd-order harmonics appear due to short-channel effects [4] . For short-channel devices, the effective carrier mobility is no longer constant and is a function of both the longitudinal and transversal electric fields. Considering the degradation of mobility due to these effects, the drain current of a transistor in saturation region can be approximated as (6) where , and . is the device channel length, is the oxide capacitance per unit channel area, is the low electric field mobility, is the saturation carrier drift velocity, and is the saturation (critical) longitudinal channel electric field. Note that the value of include a fitting parameter to model the effect of the transversal electric field [5] . It can be shown that the proposed OTA has a third harmonic distortion given by
The smaller is the wider linear range for a given HD . This can be accomplished by increasing the length of the channel, which at the same time increases the parasitic capacitances. Increasing also improves the linearity at the expense of power consumption.
The interaction between the feedback common-mode component [ in (2) ] and the input differential signal generates nonlinear mixing components. Consider two OTAs in cascade forming an integrator and a CMFB detector, it can be shown that the third harmonic distortion of the output currents can be expressed as HD HD HD (8) where , is the dc gain of the integrator, , and HD is given by (7).
as given in (8) describes the linearity deterioration factor due to the generated nonlinear mixing components. To reduce the effect of , should be maximized. can be reduced, but this will also reduce the gain of the CMFB loop.
The encircled transistors in Fig. 3 contribute to common-mode noise only due to the symmetric configuration and, thus, their effect can be neglected in the noise performance of the proposed OTA. Considering only the thermal noise, and adding the noise contribution of other transistors, the input referred noise density yields (9) where is the equivalent noise bandwidth. Increasing will reduce the noise contribution of the output transistors, increase the effective transconductance and, consequently, , but it directly deteriorates the excess phase as parasistic capacitances increase. This is clearly a speed-noise tradeoff. Note also that increasing will increase in (8), thus, a linearity-noise tradeoff exists as well. In this design, is chosen to be unity to maintain the ability for high-frequency operation. For a given HD , the maximum input voltage and, consequently, the signal-to-noise ratio (SNR), can be increased by increasing . The transconductance needs also to be maximized to reduce the noise contribution of subsequent transistors.
The proposed OTA can be tuned by changing the input common-mode voltage , as shown in Fig. 6 . The main disadvantage, as in the case of conventional OTA based on a differential pair with a tail current source, is the variation of the linearity performance with changing the bias conditions. However, this effect is less severe for pseudo-differential structures, where the SNR is proportional to , than for fully differential structures with tail current source, where the SNR is proportional to [6] .
IV. FILTER ARCHITECTURE
A 100-MHz fourth-order linear phase Bessel-Thomson OTA-C filter has been designed using the proposed OTA. The block diagram of the filter with the required CMFB arrangement is shown in Fig. 7 . The output common-mode level needs to be fixed only once for any number of OTAs sharing the same output. Thus, some of the fully fledged OTAs (with CMFB and CMFF) may be replaced by ones with CMFF only as that shown in Fig. 2 . For instance, in Fig. 7 , and do not have CMFB because their outputs are shared with other OTAs which will fix the output dc level of the output. Transconductances and may not need a CMFF, either, because the output of the previous transconductances can be sensed somewhere else (by another OTA). Note that both the common-mode rejection ratio (CMRR) and power-supply rejection ratio (PSRR) is deteriorated if the CMFF is not employed.
V. MEASUREMENT RESULTS
An integrator built using the proposed OTA and the fourth-order linear phase filter have been fabricated in the AMI 0.5-m CMOS process available through MOSIS. The chip micrograph is shown in Fig. 8 . The filter occupies an area of 450 350 m . The power supply used is 1.65 V. The measured CMRR, defined as the ratio of the differential-mode gain to the common-mode gain [5] , of the OTA is 58 dB at low frequencies, and the measured input referred noise spectral density is 9.8 nV/ Hz at 50 MHz. Fig. 9 shows the OTA output spectrum, at one of the output terminals, for a differential input signal of amplitude 900 mV at 30 MHz. HD is small ( 37 dB) due to the even-order harmonic cancellation of the CMFF, and HD is measured around 43 dB. Fig. 10 shows the measured phase response of the filter with a 3-dB cutoff frequency of 100 MHz. The measured group delay ripple is about 3% for frequencies up to 100 MHz. Fig. 11 shows the filter's output spectrum for two tones applied at 99 and 101 MHz with an amplitude of 350 mV each; intermodulation distortion IM is measured around 40 dB for these settings. The total output noise generated in the bandwidth of 100 MHz is about 700 V . This corresponds to 45 dB of dynamic range for 0.5% total harmonic distortion (THD). The measured filter's CMRR, PSRR , and PSRR at 10 MHz (50 MHz) is 45 dB (32 dB), 26 dB (21 dB), and 35 dB (28 dB), respectively, and its current consumption is 26 mA. Table I contains a summary of different filter performance parameters.
VI. CONCLUSION
A pseudo-differential fully symmetric fully balanced OTA architecture has been presented. It has been shown that an OTA with inherent CMFF structure made it easier to incorporate the CMFB arrangement. This is done at minimum cost of area and power consumption. The same principle can be applied to any OTA with CMFF to incorporate the detection of the common-mode information of the previous stage for CMFB stabilization. A fourth-order 100-MHz linear phase filter using the proposed OTA has been designed. The measured results assure the good performance of the proposed transconductance building block and its suitability for high-frequency operation.
